A solution for packet security 1 Gbps on layer 2 with technology FPGA
A solution for packet security 1 Gbps on layer 2 with technology FPGA
In this paper, a technical solution for capturing Ethernet packet directly from FPGA is presented, organising data to ensure transparent communication capability to implement Layer 2 packet security, to overcome the limitations when capturing packet by using software.