Chapter 7 focused on methods for integrating design and test activities by capturing verification suites written by logic designers and converting them to test programs. For some ICs, especially those with reasonably high yield, test programs derived from a thorough design verification suite, combined with an IDDQ test (cf. Chapter 11), may produce quality levels that meet or exceed corporate requirements. When it is not possible, or practical, to achieve fault coverage that satisfies acceptable qu