Download Lecture Digital Design with the Verilog HDL - Chapter 6: Finite State Machine
Your link is almost ready.
10Seconds
ID
Verification
Enter the verification code (see image above)