Tài liệu miễn phí Hệ điều hành
Download Tài liệu học tập miễn phí Hệ điều hành
Advanced Computer Architecture - Lecture 27: Memory hierarchy design
Advanced Computer Architecture - Lecture 27: Memory hierarchy design. This lecture will cover the following: cache design techniques; cache performance metrics; cache designs; addressing techniques; CPU clock cycles; memory stall cycles; block size tradeoff; categories of cache organization;...
4/8/2023 5:16:05 PM +00:00
Advanced Computer Architecture - Lecture 26: Memory hierarchy design
Advanced Computer Architecture - Lecture 26: Memory hierarchy design. This lecture will cover the following: concept of caching and principle of locality; concept of cache memory; principle of locality; cache addressing techniques; RAM vs. cache transaction; temporal locality; spatial locality;...
4/8/2023 5:15:58 PM +00:00
Advanced Computer Architecture - Lecture 25: Memory hierarchy design
Advanced Computer Architecture - Lecture 25: Memory hierarchy design. This lecture will cover the following: storage technologies trends and caching; what is outside the processor; storage technologies; RAM and enhanced DRAM; disk storage;...
4/8/2023 5:15:52 PM +00:00
Advanced Computer Architecture - Lecture 24: Instruction level parallelism
Advanced Computer Architecture - Lecture 24: Instruction level parallelism. This lecture will cover the following: concluding instruction level parallelism; compile time H/W support; to preserve exceptions - typical examples; for memory reference speculation; speculation mechanism;...
4/8/2023 5:15:45 PM +00:00
Advanced Computer Architecture - Lecture 23: Instruction level parallelism
Advanced Computer Architecture - Lecture 23: Instruction level parallelism. This lecture will cover the following: hardware support at compile time; conditional/predicated instructions; H/W based compiler speculation; conditional move instruction; predicated load instructions;...
4/8/2023 5:15:37 PM +00:00
Advanced Computer Architecture - Lecture 22: Instruction level parallelism
Advanced Computer Architecture - Lecture 22: Instruction level parallelism. This lecture will cover the following: software pipelining and trace scheduling; eliminating dependent computations; superblocks; reducing dependent computations; uncovering instruction level parallelism;...
4/8/2023 5:15:31 PM +00:00
Advanced Computer Architecture - Lecture 21: Instruction level parallelism
Advanced Computer Architecture - Lecture 21: Instruction level parallelism. This lecture will cover the following: static multiple issue: VLIW approach; detecting and enhancing loop level parallelism; software pipelining; multiple-issue overheads; VLIW/EPIC processor;...
4/8/2023 5:15:24 PM +00:00
Advanced Computer Architecture - Lecture 20: Instruction level parallelism
Advanced Computer Architecture - Lecture 20: Instruction level parallelism. This lecture will cover the following: software approaches to exploit ILP; basic compiler techniques; loop unrolling and scheduling; static branch prediction; multiple-instruction-issues per cycle processors;...
4/8/2023 5:15:18 PM +00:00
Advanced Computer Architecture - Lecture 19: Instruction level parallelism
Advanced Computer Architecture - Lecture 19: Instruction level parallelism. This lecture will cover the following: limitations of ILP and conclusion; hardware model; effects of branch/jumps; finite registers; performance of Intel P6 Micro-Architecture-based processors; thread-level parallelism;...
4/8/2023 5:15:11 PM +00:00
Advanced Computer Architecture - Lecture 18: Instruction level parallelism
Advanced Computer Architecture - Lecture 18: Instruction level parallelism. This lecture will cover the following: hardware-based speculations and exceptions; speculating on the outcome of branches; extension in the tomasulo’s hardware; handling exceptions; modified hardware including ROB;...
4/8/2023 5:15:04 PM +00:00
Advanced Computer Architecture - Lecture 17: Instruction level parallelism
Advanced Computer Architecture - Lecture 17: Instruction level parallelism. This lecture will cover the following: high-performance instructions delivery - multiple issue; high-performance processors; branch target buffer; integrated instruction fetch units; return address predictors; multiple instruction-issue processors;...
4/8/2023 5:14:52 PM +00:00
Advanced Computer Architecture - Lecture 16: Instruction level parallelism
Advanced Computer Architecture - Lecture 16: Instruction level parallelism. This lecture will cover the following: correlating branch predictors; tournament predictor; high performance instruction delivery – branch target buffer; hardware intensive approaches; predictor increases misprediction rate;...
4/8/2023 5:14:41 PM +00:00
Advanced Computer Architecture - Lecture 15: Instruction level parallelism
Advanced Computer Architecture - Lecture 15: Instruction level parallelism. This lecture will cover the following: dynamic branch prediction; branch prediction buffer; examples of branch predictor; predicated execution can reduce number of branches, number of mispredicted branches;...
4/8/2023 5:14:35 PM +00:00
Advanced Computer Architecture - Lecture 14: Instruction level parallelism
Advanced Computer Architecture - Lecture 14: Instruction level parallelism. This lecture will cover the following: dynamic scheduling; tomasulo’s approach; scoreboard vs. tomasulo’s approach; tomasulo's algorithm; FP adder reservation station; FP multiplier reservation station;...
4/8/2023 5:14:25 PM +00:00
Advanced Computer Architecture - Lecture 13: Instruction level parallelism
Advanced Computer Architecture - Lecture 13: Instruction level parallelism. This lecture will cover the following: out-of-order execution; problems of out-of-order execution; dynamic scheduling; scoreboard technique; simple pipelined datapath facilitates; MIPS 5-stage pipeline;...
4/8/2023 5:14:18 PM +00:00
Advanced Computer Architecture - Lecture 12: Instruction level parallelism
Advanced Computer Architecture - Lecture 12: Instruction level parallelism. This lecture will cover the following: introduction to multi cycle pipelined datapath; longer pipelines – FP instructions; loop level parallelism; FP loop hazards; typical MIPS FP pipeline; hazards in longer latency pipeline;...
4/8/2023 5:14:12 PM +00:00
Advanced Computer Architecture - Lecture 11: Computer hardware design
Advanced Computer Architecture - Lecture 11: Computer hardware design. This lecture will cover the following: pipeline and instruction level parallelism; structural hazards; data hazards; control hazards; pipelining the R-type and load instruction; branch prediction; multiple streams;...
4/8/2023 5:14:05 PM +00:00
Advanced Computer Architecture - Lecture 10: Computer hardware design
Advanced Computer Architecture - Lecture 10: Computer hardware design. This lecture will cover the following: pipeline datapath and control design; features of pipelined processor; pipelining lessons; pipelined processor design; pipelined registers included; multiple cycle verses pipeline – pipeline enhances performance;...
4/8/2023 5:13:59 PM +00:00
Advanced Computer Architecture - Lecture 9: Computer hardware design
Advanced Computer Architecture - Lecture 9: Computer hardware design. This lecture will cover the following: multi cycle and pipeline - datapath and control design; features of multi cycle design; multi cycle control design; introduction to pipeline datapath; high level view of multiple cycle datapath;...
4/8/2023 5:13:52 PM +00:00
Advanced Computer Architecture - Lecture 8: Computer hardware design
Advanced Computer Architecture - Lecture 8: Computer hardware design. This lecture will cover the following: multi cycle datapath and control design; example of single cycle design; multi cycle design - datapath; hardware design principles; controller FSM spec; sequencer-based control unit;...
4/8/2023 5:13:46 PM +00:00
Advanced Computer Architecture - Lecture 7: Computer hardware design
Advanced Computer Architecture - Lecture 7: Computer hardware design. This lecture will cover the following: basics of computer hardware design; single cycle design: data path design, control design; processor design steps; datapath implementations; typical unibus datapath structure;...
4/8/2023 5:13:39 PM +00:00
Advanced Computer Architecture - Lecture 6: Instruction set principles (Cont'd)
Advanced Computer Architecture - Lecture 6: Instruction set principles (Cont'd). This lecture will cover the following: ISA performance analysis, fallacies and pitfalls; DSP media operations; ISA performance; putting it all together; media and signal processing operations;...
4/8/2023 5:13:33 PM +00:00
Advanced Computer Architecture - Lecture 5: Instruction set principles (Cont'd)
Advanced Computer Architecture - Lecture 5: Instruction set principles (Cont'd). This lecture will cover the following: encoding instructions and MIPS Instruction format; instruction set encoding; MIPS instruction set; instruction word types; hybrid length taxonomy;...
4/8/2023 5:13:26 PM +00:00
Advanced Computer Architecture - Lecture 4: Instruction set principles
Advanced Computer Architecture - Lecture 4: Instruction set principles. This lecture will cover the following: ISA taxonomy; memory addressing modes; types of operands; types of operations; detailed discussion on the instruction set principles and their examples;...
4/8/2023 5:13:20 PM +00:00
Advanced Computer Architecture - Lecture 3: Quantitative principles (Cont’d)
Advanced Computer Architecture - Lecture 3: Quantitative principles (Cont’d). This lecture will cover the following: design for performance; I/O performance; laws and principles; performance enhancement; concluding: quantitative principles;...
4/8/2023 5:13:13 PM +00:00
Advanced Computer Architecture - Lecture 2: Quantitative principles
Advanced Computer Architecture - Lecture 2: Quantitative principles. This lecture will cover the following: detailed discussion on the computer performance – the key to quantitative design and analysis; growth in processor performance; price-performance design; CPU performance metrics;...
4/8/2023 5:13:07 PM +00:00
Advanced Computer Architecture - Lecture 1: Introduction
Advanced Computer Architecture - Lecture 1: Introduction. This course of Advanced Computer Architecture has been developed with the assumption that the students have basic knowledge of: digital logic design, computer organization and design, programming model of microprocessor; memory and input/output interfacing with the microprocessor and fundamentals of Computer Architecture;...
4/8/2023 5:13:00 PM +00:00
Enhanced security and performance of the smart traffic management system VNSMAPS by using mobile agent and mapreduce
VNSMAPS collects the data from vehicles in the Vietnamese traffic. The collected data is analyzed to provide information about the driver, the payload of the vehicle and the status of the vehicle parts. This information on one help which can help the traffic administration to control the drivers’ driving behavior and the security of the vehicles.
4/8/2023 3:05:42 PM +00:00
Bài giảng Hệ thống nhúng: Phần 2 - Đậu Trọng Hiển
Nối tiếp phần 1, Bài giảng Hệ thống nhúng: Phần 2 - Đậu Trọng Hiển tiếp tục trình bày về lập trình driver, driver và application trong hệ thống nhúng, phân loại và nhận dạng driver trong linux, character device driver, các giao diện hàm trong driver, trình tự viết character device driver,... Mời các bạn cùng tham khảo!
4/8/2023 9:49:20 AM +00:00
Bài giảng Hệ thống nhúng: Phần 1 - Đậu Trọng Hiển
Bài giảng Hệ thống nhúng: Phần 1 - Đậu Trọng Hiển có nội dung trình bày về giới thiệu hệ thống nhúng, giới thiệu hệ điều hành nhúng, lập trình hệ vỏ shell, lập trình trên linux, phần cứng hệ thống nhúng, phần mềm hệ thống nhúng, lập trình GUI sử dụng QT,... Mời các bạn cùng tham khảo!
4/8/2023 9:49:11 AM +00:00